

File View Edit Index Window Help

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 an
- L5: (27) 4 and
- L6: (30) 3 and

Failed

DB: USPAT;USPGPUB;EPO;JPO;DERWENT;IBM_TDB

Default operator: OR

3 and 365/\$.ccls.

Buttons: BRS form, SAR form, Image, Text, HTML

Buttons: Browse, Queue, Clear

Buttons: Burst, Highlight all hit terms initially

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
1	<input type="checkbox"/>	<input type="checkbox"/>	US 20020149972 A1	20021017	9	ANALOG-TO-DIGITAL CONVERTER FOR MONITORING VDDQ AND	365/189.09		
2	<input type="checkbox"/>	<input type="checkbox"/>	US 20020145919 A1	20021010	9	Digital-to-Analog Converter (DAC) for dynamic adjustment	365/189.09		
3	<input type="checkbox"/>	<input type="checkbox"/>	US 20020089887 A1	20020711	110	Built-in self-test arrangement for integrated	365/201		
4	<input type="checkbox"/>	<input type="checkbox"/>	US 20020071325 A1	20020613	100	Built-in self-test arrangement for integrated	365/201		
5	<input type="checkbox"/>	<input type="checkbox"/>	US 20020039315 A1	20020404	81	Synchronous semiconductor memory device having	365/201		
6	<input type="checkbox"/>	<input type="checkbox"/>	US 20010021142 A1	20010913	99	Synchronous semiconductor memory device allowing easy	365/233	365/230.08	
7	<input type="checkbox"/>	<input type="checkbox"/>	US 20010015927 A1	20010823	80	Synchronous semiconductor memory device having	365/201		
8	<input type="checkbox"/>	<input type="checkbox"/>	US 20010014040 A1	20010816	68	Semiconductor memory device having program circuit	365/200		
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6522598 B2	20030218	76	Synchronous semiconductor memory device having	365/233	365/189.08	
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6515917 B2	20030204	8	DIGITAL-TO-ANALOG CONVERTER (DAC) FOR DYNAMIC ADJUSTMENT	365/189.09	365/201; 365/226	
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6445626 B1	20020903	13	Column redundancy architecture system for an	365/200	365/189.07; 365/230.06	

Buttons: HIB, Details, HTML

Ready

NUM

File View Edit Tools Window Help

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 and
- L5: (27) 4 and
- L6: (30) 3 and

Failed

Search: Browse Queue Clear

DB: USPAT; US; PGPUS; EPO; JPO; DERWENT; IBM; YOB

Default operator: OR

3 and 365/\$.ccls.

☐ Burs

☒ Highlight all hit terms initially

BRG form ISR form Image Text HTML

	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
12	<input type="checkbox"/>	<input type="checkbox"/>	US 6400619 B1	20020604	12	Micro-cell redundancy scheme for high performance eDRAM	365/200	365/189.07; 365/230.03	
13	<input type="checkbox"/>	<input type="checkbox"/>	US 6396768 B2	20020528	94	Synchronous semiconductor memory device allowing easy	365/233	365/189.05; 365/63	
14	<input type="checkbox"/>	<input type="checkbox"/>	US 6353563 B1	20020305	103	Built-in self-test arrangement for integrated	365/201	714/25; 714/30;	
15	<input type="checkbox"/>	<input type="checkbox"/>	US 6333878 B1	20011225	64	Semiconductor memory device having program circuit	365/200	365/225.7	
16	<input type="checkbox"/>	<input type="checkbox"/>	US 6330200 B1	20011211	76	Synchronous semiconductor memory device having	365/201	365/233	
17	<input type="checkbox"/>	<input type="checkbox"/>	US 6324118 B1	20011127	76	Synchronous semiconductor memory device having	365/233	365/230.03	
18	<input type="checkbox"/>	<input type="checkbox"/>	US 6310807 B1	20011030	47	Semiconductor integrated circuit device including	365/200	365/201	
19	<input type="checkbox"/>	<input type="checkbox"/>	US 6297997 B1	20011002	33	Semiconductor device capable of reducing cost of analysis	365/201	365/189.07; 365/200	
20	<input type="checkbox"/>	<input type="checkbox"/>	US 6259647 B1	20010710	94	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 6205064 B1	20010320	65	Semiconductor memory device having program circuit	365/200	365/225.7	
22	<input type="checkbox"/>	<input type="checkbox"/>	US 6111807 A	20000829	96	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	

Hit Details HTML

Ready

NUM

File View Edit Tools Window Help

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 and
- L5: (27) 4 and
- L6: (30) 3 and

Failed

DB: USPAT, USPGPUB, EPO, JPO, DERWENT, IBM, TDB

Default operator: OR

3 and 365/\$.ccls.

Plural

Highlight all hit terms initially


ARS form STAR form Image Text HTML


	U	1	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	R
20	<input type="checkbox"/>	<input type="checkbox"/>	US 6259647 B1	20010710	94	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
21	<input type="checkbox"/>	<input type="checkbox"/>	US 6205064 B1	20010320	65	Semiconductor memory device having program circuit	365/200	365/225.7	
22	<input type="checkbox"/>	<input type="checkbox"/>	US 6111807 A	20000829	96	Synchronous semiconductor memory device allowing easy	365/230.01	365/189.01; 365/230.03	
23	<input type="checkbox"/>	<input type="checkbox"/>	US 6108252 A	20000822	10	Integrated circuit memory devices having self-test	365/201	365/189.07; 714/719	
24	<input type="checkbox"/>	<input type="checkbox"/>	US 6011734 A	20000104	9	Fuseless memory repair system and method of	365/200	365/195; 365/201;	
25	<input type="checkbox"/>	<input type="checkbox"/>	US 5983303 A	19991109	54	Bus arrangements for interconnection of discrete	710/315	365/189.04; 710/21	
26	<input type="checkbox"/>	<input type="checkbox"/>	US 5909404 A	19990601	19	Refresh sampling built-in self test and repair circuit	365/201	365/200; 365/230.03	
27	<input type="checkbox"/>	<input type="checkbox"/>	US 5883843 A	19990316	109	Built-in self-test arrangement for integrated	365/201	714/30; 714/724;	
28	<input type="checkbox"/>	<input type="checkbox"/>	US 5751987 A	19980512	31	Distributed processing memory chip with embedded	711/5	365/230.04; 711/107	
29	<input type="checkbox"/>	<input type="checkbox"/>	US 5734919 A	19980331	162	Systems, circuits and methods for mixed voltages	713/300	365/185.13; 365/63	
30	<input type="checkbox"/>	<input type="checkbox"/>	US 5386383 A	19950131	16	Method and apparatus for controlling dynamic random	365/189.05	365/189.01; 365/201	

Hits Details HTML

Ready

NUM





(34) SEMICONDUCTOR DEVICE CAPABLE OF
REDUCING COST OF ANALYSIS FOR
FINDING REPLACEMENT ADDRESS IN
MEMORY ARRAY

3,956,230 * 9/1999 Ishida et al. 371/21.1
6,011,734 * 1/2000 Pappert 355/203

(75) Inventors: Jun Ohtani, Mitsuhito Hamada, both
of Hyogo (JP)

FOREIGN PATENT DOCUMENTS

9-345498 9/1997 (JP)

(73) Assignee: Mitsubishi Denki Kabushiki Kaisha,
Tokyo (JP)

* cited by examiner

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

Primary Examiner—David Nelms
Assistant Examiner—Thong Lo
(74) Attorney, Agent, or Firm—McDermott, Will & Emery

(21) Appl. No.: 09/489,838

(37) ABSTRACT

(22) Filed: Dec. 13, 1999

(30) Foreign Application Priority Data

Jun. 30, 1999 (JP) 11-186168

(31) Int. Cl.⁷ G11C 7/00

(32) U.S. Cl. 365/201; 365/189.07; 365/230

(36) Field of Search 365/200, 201,
365/230.03, 189.04, 189.07, 210


In a semiconductor device including banks A and B, testing
and redundancy analysis of the bank B are first carried out
by using a conventional tester, and redundancy replacement
is carried out. Then, the bank A is tested by a BIST circuit
and the test result of each bit is written to the bank B. By
using the bank B as a memory for defect analysis, a tester
connected to the semiconductor device while testing the
bank A does not need a large capacity analysis memory.
Thus, an inexpensive redundancy analysis system can be
provided.

(35) References Cited

U.S. PATENT DOCUMENTS

5,903,575 * 5/1999 Kinada 371/21.2

13 Claims, 23 Drawing Sheets



NUM

